ea3164aafccdfdd8a9543787cdfa25fac30a5def
Processors supporting the MIPS16 or microMIPS ISAs set bit 0 in target addresses to indicate that the target is written using a compressed ISA. During signal handling, when jumping to or returning from a signal handler, bit 0 of the destination PC is inspected and MIPS_HFLAG_M16 in hflags cleared or set accordingly. Bit 0 of the PC is then cleared. Signed-off-by: Kwok Cheung Yeung <kcy@codesourcery.com> Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
…
…
…
…
…
…
…
…
…
…
…
…
…
…
Read the documentation in qemu-doc.html or on http://wiki.qemu.org - QEMU team
Description
A QEMU emulator for legacy Apple devices
557 MiB
0 Stars
1 Watchers
0 Forks
Languages
C
82.9%
C++
6.4%
Python
3.3%
Dylan
2.9%
Shell
1.6%
Other
2.7%