Mahtan/qemu-ios
1
0 Fork 0
Code Issues Pull Requests 1 Actions Packages Projects Releases Wiki Activity
Files
ff494c8e2a4c857dd37fb908d8ac8158f5e4f89b
qemu-ios/target
T
History
Richard Henderson 4ad6f9bfa0 target/riscv: Use aesdec_ISB_ISR_IMC_AK 
This implements the AES64DSM instruction.  This was the last use
of aes64_operation and its support macros, so remove them all.

Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
2023-07-09 13:47:17 +01:00
..
alpha
target/alpha: Use float64_to_int64_modulo for CVTTQ
2023-07-01 08:26:54 +02:00
arm
target/arm: Use aesdec_IMC
2023-07-09 13:47:05 +01:00
avr
target: Widen pc/cs_base in cpu_get_tb_cpu_state
2023-06-26 17:32:59 +02:00
cris
target: Widen pc/cs_base in cpu_get_tb_cpu_state
2023-06-26 17:32:59 +02:00
hexagon
target: Widen pc/cs_base in cpu_get_tb_cpu_state
2023-06-26 17:32:59 +02:00
hppa
target: Widen pc/cs_base in cpu_get_tb_cpu_state
2023-06-26 17:32:59 +02:00
i386
target/i386: Use aesdec_ISB_ISR_IMC_AK
2023-07-08 07:30:18 +01:00
loongarch
target: Widen pc/cs_base in cpu_get_tb_cpu_state
2023-06-26 17:32:59 +02:00
m68k
target: Widen pc/cs_base in cpu_get_tb_cpu_state
2023-06-26 17:32:59 +02:00
microblaze
target/microblaze: Define TCG_GUEST_DEFAULT_MO
2023-06-26 17:33:00 +02:00
mips
target: Widen pc/cs_base in cpu_get_tb_cpu_state
2023-06-26 17:32:59 +02:00
nios2
target/nios2 : Explicitly ask for target-endian loads and stores
2023-07-01 08:26:54 +02:00
openrisc
target: Widen pc/cs_base in cpu_get_tb_cpu_state
2023-06-26 17:32:59 +02:00
ppc
target/ppc: Use aesdec_ISB_ISR_AK_IMC
2023-07-08 07:30:17 +01:00
riscv
target/riscv: Use aesdec_ISB_ISR_IMC_AK
2023-07-09 13:47:17 +01:00
rx
target: Widen pc/cs_base in cpu_get_tb_cpu_state
2023-06-26 17:32:59 +02:00
s390x
target: Widen pc/cs_base in cpu_get_tb_cpu_state
2023-06-26 17:32:59 +02:00
sh4
target: Widen pc/cs_base in cpu_get_tb_cpu_state
2023-06-26 17:32:59 +02:00
sparc
target/sparc: Use tcg_gen_lookup_and_goto_ptr for v9 WRASI
2023-06-28 10:53:57 +01:00
tricore
target: Widen pc/cs_base in cpu_get_tb_cpu_state
2023-06-26 17:32:59 +02:00
xtensa
target/xtensa: Assert that interrupt level is within bounds
2023-07-06 13:26:43 +01:00
Kconfig
…
meson.build
…