Mahtan/qemu-ios
1
0 Fork 0
Code Issues Pull Requests 1 Actions Packages Projects Releases Wiki Activity
Files
bf7ef7a2da3e61dc104f26c679c9465e3fbe7dde
qemu-ios/target/riscv
T
History
Michael Tokarev 42fe74998c riscv: spelling fixes 
Signed-off-by: Michael Tokarev <mjt@tls.msk.ru>
Acked-by: Alistair Francis <alistair.francis@wdc.com>
2023-09-08 13:08:52 +03:00
..
insn_trans
riscv: spelling fixes
2023-09-08 13:08:52 +03:00
arch_dump.c
target/riscv: Fix format for comments
2023-05-05 10:49:50 +10:00
bitmanip_helper.c
target/riscv: rvk: add support for zbkx extension
2022-04-29 10:47:45 +10:00
common-semi-target.h
semihosting: Split out common-semi-target.h
2022-06-28 04:35:07 +05:30
cpu_bits.h
riscv: spelling fixes
2023-09-08 13:08:52 +03:00
cpu_cfg.h
riscv: Add support for the Zfa extension
2023-07-10 22:29:20 +10:00
cpu_helper.c
target/riscv: Set the correct exception for implict G-stage translation fail
2023-07-10 22:29:15 +10:00
cpu_user.h
…
cpu_vendorid.h
target/riscv: add Ventana's Veyron V1 CPU
2023-05-05 10:49:50 +10:00
cpu-param.h
target/riscv: Remove NB_MMU_MODES define
2023-03-13 06:44:37 -07:00
cpu-qom.h
target/riscv: add Ventana's Veyron V1 CPU
2023-05-05 10:49:50 +10:00
cpu.c
target/riscv/cpu.c: check priv_ver before auto-enable zca/zcd/zcf
2023-07-19 14:30:52 +10:00
cpu.h
riscv: spelling fixes
2023-09-08 13:08:52 +03:00
crypto_helper.c
target/riscv: Use aesdec_ISB_ISR_IMC_AK
2023-07-09 13:47:17 +01:00
csr.c
riscv: spelling fixes
2023-09-08 13:08:52 +03:00
debug.c
riscv: spelling fixes
2023-09-08 13:08:52 +03:00
debug.h
target/riscv: Add itrigger support when icount is enabled
2023-01-06 10:42:55 +10:00
fpu_helper.c
riscv: Add support for the Zfa extension
2023-07-10 22:29:20 +10:00
gdbstub.c
target/riscv: Use PRV_RESERVED instead of PRV_H
2023-05-05 10:49:50 +10:00
helper.h
riscv: Add support for the Zfa extension
2023-07-10 22:29:20 +10:00
insn16.decode
target/riscv: add support for Zcmt extension
2023-05-05 10:49:50 +10:00
insn32.decode
riscv: Add support for the Zfa extension
2023-07-10 22:29:20 +10:00
instmap.h
target/riscv: Update [m|h]tinst CSR in riscv_cpu_do_interrupt()
2022-09-07 09:18:32 +02:00
internals.h
target/riscv: Introduce mmuidx_2stage
2023-05-05 10:49:50 +10:00
Kconfig
…
kvm_riscv.h
target/riscv: use KVM scratch CPUs to init KVM properties
2023-07-10 22:29:15 +10:00
kvm-stub.c
…
kvm.c
kvm: Introduce kvm_arch_get_default_type hook
2023-08-22 17:31:02 +01:00
m128_helper.c
target/helpers: Remove unnecessary 'qemu/main-loop.h' header
2023-08-31 19:47:43 +02:00
machine.c
target/riscv: Restrict KVM-specific fields from ArchCPU
2023-06-28 14:27:59 +02:00
meson.build
meson: Replace softmmu_ss -> system_ss
2023-06-20 10:01:30 +02:00
monitor.c
riscv: spelling fixes
2023-09-08 13:08:52 +03:00
op_helper.c
target/helpers: Remove unnecessary 'qemu/main-loop.h' header
2023-08-31 19:47:43 +02:00
pmp.c
target/riscv: Smepmp: Return error when access permission not allowed in PMP
2023-06-13 17:45:30 +10:00
pmp.h
target/riscv: Change the return type of pmp_hart_has_privs() to bool
2023-06-13 17:09:13 +10:00
pmu.c
target/riscv/pmu: Restrict 'qemu/log.h' include to source
2023-08-31 19:47:43 +02:00
pmu.h
target/helpers: Remove unnecessary 'qemu/main-loop.h' header
2023-08-31 19:47:43 +02:00
riscv-qmp-cmds.c
target/riscv: add TYPE_RISCV_DYNAMIC_CPU
2023-05-05 10:49:50 +10:00
sbi_ecall_interface.h
target/riscv: Fix format for comments
2023-05-05 10:49:50 +10:00
time_helper.c
target/riscv: Simplify type conversion for CPURISCVState
2023-05-05 10:49:49 +10:00
time_helper.h
target/riscv: Simplify type conversion for CPURISCVState
2023-05-05 10:49:49 +10:00
trace-events
…
trace.h
…
translate.c
riscv: Add support for the Zfa extension
2023-07-10 22:29:20 +10:00
vector_helper.c
target/translate: Include missing 'exec/cpu_ldst.h' header
2023-08-31 19:47:43 +02:00
xthead.decode
RISC-V: Adding XTheadFmv ISA extension
2023-02-07 08:19:23 +10:00
XVentanaCondOps.decode
…
zce_helper.c
target/riscv: add support for Zcmt extension
2023-05-05 10:49:50 +10:00