Files
qemu-ios/target-arm
Peter Maydell 8c4f0eb94c target-arm: Correct handling of writes to CPSR mode bits from gdb in usermode
In helper.c the expression
  (env->uncached_cpsr & CPSR_M) != CPSR_USER
is always true; the right hand side was supposed to be ARM_CPU_MODE_USR
(an error in commit cb01d391).

Since the incorrect expression was always true, this just meant that
commit cb01d391 had no effect.

However simply changing the RHS here would reveal a logic error: if
the mode is USR we wish to completely ignore the attempt to set the
mode bits, which means that we must clear the CPSR_M bits from mask
to avoid the uncached_cpsr bits being updated at the end of the
function.

Move the condition into the correct place in the code, fix its RHS
constant, and add a comment about the fact that we must be doing a
gdbstub write if we're in user mode.

Fixes: https://bugs.launchpad.net/qemu/+bug/1550503
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Sergey Fedorov <serge.fdrv@gmail.com>
Message-id: 1456764438-30015-1-git-send-email-peter.maydell@linaro.org
2016-03-04 11:30:16 +00:00
..
2016-01-29 15:07:23 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-02-23 12:43:05 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-01-18 16:33:32 +00:00
2016-03-01 13:27:09 +00:00
2016-03-01 13:27:09 +00:00