Peter Maydell
29dc49f031
Merge tag 'pull-target-arm-20221215-1' of https://git.linaro.org/people/pmaydell/qemu-arm into staging
target-arm queue:
* hw/arm/virt: Add properties to allow more granular
configuration of use of highmem space
* target/arm: Add Cortex-A55 CPU
* hw/intc/arm_gicv3: Fix GICD_TYPER ITLinesNumber advertisement
* Implement FEAT_EVT
* Some 3-phase-reset conversions for Arm GIC, SMMU
* hw/arm/boot: set initrd with #address-cells type in fdt
* hw/misc: Move some arm-related files from specific_ss into softmmu_ss
* Restrict arm_cpu_exec_interrupt() to TCG accelerator
# gpg: Signature made Thu 15 Dec 2022 17:38:36 GMT
# gpg: using RSA key E1A5C593CD419DE28E8315CF3C2525ED14360CDE
# gpg: issuer "peter.maydell@linaro.org"
# gpg: Good signature from "Peter Maydell <peter.maydell@linaro.org>" [ultimate]
# gpg: aka "Peter Maydell <pmaydell@gmail.com>" [ultimate]
# gpg: aka "Peter Maydell <pmaydell@chiark.greenend.org.uk>" [ultimate]
# gpg: aka "Peter Maydell <peter@archaic.org.uk>" [ultimate]
# Primary key fingerprint: E1A5 C593 CD41 9DE2 8E83 15CF 3C25 25ED 1436 0CDE
* tag 'pull-target-arm-20221215-1' of https://git.linaro.org/people/pmaydell/qemu-arm: (28 commits)
target/arm: Restrict arm_cpu_exec_interrupt() to TCG accelerator
hw/misc: Move some arm-related files from specific_ss into softmmu_ss
hw/arm/boot: set initrd with #address-cells type in fdt
hw/intc: Convert TYPE_KVM_ARM_ITS to 3-phase reset
hw/intc: Convert TYPE_ARM_GICV3_ITS to 3-phase reset
hw/intc: Convert TYPE_ARM_GICV3_ITS_COMMON to 3-phase reset
hw/intc: Convert TYPE_KVM_ARM_GICV3 to 3-phase reset
hw/intc: Convert TYPE_ARM_GICV3_COMMON to 3-phase reset
hw/intc: Convert TYPE_ARM_GIC_KVM to 3-phase reset
hw/intc: Convert TYPE_ARM_GIC_COMMON to 3-phase reset
hw/arm: Convert TYPE_ARM_SMMUV3 to 3-phase reset
hw/arm: Convert TYPE_ARM_SMMU to 3-phase reset
target/arm: Report FEAT_EVT for TCG '-cpu max'
target/arm: Implement HCR_EL2.TID4 traps
target/arm: Implement HCR_EL2.TICAB,TOCU traps
target/arm: Implement HCR_EL2.TTLBOS traps
target/arm: Implement HCR_EL2.TTLBIS traps
target/arm: Allow relevant HCR bits to be written for FEAT_EVT
hw/intc/arm_gicv3: Fix GICD_TYPER ITLinesNumber advertisement
target/arm: Add Cortex-A55 CPU
...
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2022-12-15 17:40:57 +00:00
..
2022-04-21 17:03:51 +04:00
2022-07-12 12:14:56 +02:00
2022-12-14 16:19:35 +01:00
2022-09-14 11:19:40 +01:00
2022-07-14 16:24:38 +02:00
2022-10-24 11:20:15 +02:00
2022-07-14 16:24:38 +02:00
2022-10-27 11:34:31 +01:00
2022-07-18 13:25:13 +01:00
2022-12-15 11:18:20 +00:00
2021-12-15 08:38:16 +01:00
2021-12-15 10:35:26 +00:00
2022-04-21 17:03:51 +04:00
2022-02-08 10:56:28 +00:00
2022-04-21 11:37:04 +01:00
2022-08-01 15:24:15 +02:00
2022-02-08 10:56:27 +00:00
2022-02-08 10:56:27 +00:00
2022-02-08 10:56:28 +00:00
2022-02-08 10:56:28 +00:00
2021-12-15 08:38:16 +01:00
2022-11-07 14:08:17 -05:00
2022-02-08 10:56:28 +00:00
2022-02-08 10:56:28 +00:00
2022-02-08 10:56:28 +00:00
2022-07-14 16:24:38 +02:00
2022-09-14 11:19:40 +01:00
2022-10-27 11:34:31 +01:00
2022-09-14 11:19:40 +01:00
2021-09-01 11:08:21 +01:00
2022-09-14 11:19:40 +01:00
2022-09-14 11:19:40 +01:00
2022-05-19 16:19:03 +01:00
2022-09-14 11:19:40 +01:00
2022-09-14 11:19:40 +01:00
2022-04-21 11:37:05 +01:00
2022-02-08 10:56:28 +00:00
2021-09-01 11:08:21 +01:00
2022-10-22 23:15:40 +02:00
2022-02-21 10:18:06 +01:00
2022-08-01 11:58:02 +02:00
2022-02-08 10:56:28 +00:00
2022-05-05 09:35:50 +01:00
2022-06-30 09:21:14 +02:00
2022-02-08 10:56:28 +00:00
2022-04-21 11:37:04 +01:00
2022-02-08 10:56:28 +00:00
2022-05-09 11:47:54 +01:00
2022-12-15 11:18:20 +00:00
2022-04-28 13:59:23 +01:00
2022-12-15 11:18:20 +00:00
2022-09-14 11:19:40 +01:00
2021-09-01 11:08:19 +01:00
2021-09-01 11:08:19 +01:00
2021-12-15 10:35:26 +00:00
2022-09-14 11:19:40 +01:00
2022-01-28 14:29:46 +00:00
2021-12-15 08:38:16 +01:00
2022-02-08 10:56:28 +00:00
2022-11-07 14:08:17 -05:00
2022-12-15 17:40:57 +00:00
2022-02-08 10:56:28 +00:00
2022-04-29 10:48:26 +10:00
2022-04-21 11:37:03 +01:00
2022-02-08 10:56:27 +00:00
2022-09-29 17:40:01 +01:00