Taylor Simpson
7aa9ffab79
Hexagon (target/hexagon) load into shifted register instructions
The following instructions are added
L2_loadalignb_io Ryy32 = memb_fifo(Rs32+#s11:1)
L2_loadalignh_io Ryy32 = memh_fifo(Rs32+#s11:1)
L4_loadalignb_ur Ryy32 = memb_fifo(Rt32<<#u2+#U6)
L4_loadalignh_ur Ryy32 = memh_fifo(Rt32<<#u2+#U6)
L4_loadalignb_ap Ryy32 = memb_fifo(Re32=#U6)
L4_loadalignh_ap Ryy32 = memh_fifo(Re32=#U6)
L2_loadalignb_pr Ryy32 = memb_fifo(Rx32++Mu2)
L2_loadalignh_pr Ryy32 = memh_fifo(Rx32++Mu2)
L2_loadalignb_pbr Ryy32 = memb_fifo(Rx32++Mu2:brev)
L2_loadalignh_pbr Ryy32 = memh_fifo(Rx32++Mu2:brev)
L2_loadalignb_pi Ryy32 = memb_fifo(Rx32++#s4:1)
L2_loadalignh_pi Ryy32 = memh_fifo(Rx32++#s4:1)
L2_loadalignb_pci Ryy32 = memb_fifo(Rx32++#s4:1:circ(Mu2))
L2_loadalignh_pci Ryy32 = memh_fifo(Rx32++#s4:1:circ(Mu2))
L2_loadalignb_pcr Ryy32 = memb_fifo(Rx32++I:circ(Mu2))
L2_loadalignh_pcr Ryy32 = memh_fifo(Rx32++I:circ(Mu2))
Test cases in tests/tcg/hexagon/load_align.c
Signed-off-by: Taylor Simpson <tsimpson@quicinc.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <1617930474-31979-26-git-send-email-tsimpson@quicinc.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
2021-05-01 16:06:11 -07:00
..
2021-03-18 19:00:50 +00:00
2021-03-12 15:46:30 +01:00
2021-03-22 18:58:19 -04:00
2021-04-06 15:04:50 +01:00
2021-03-09 22:17:06 +01:00
2021-02-25 15:41:53 +01:00
2021-04-07 18:37:56 +01:00
2021-03-17 07:17:46 +00:00
2021-04-30 12:59:54 +02:00
2021-04-30 12:27:48 +02:00
2021-04-12 22:37:11 +01:00
2021-05-01 16:06:11 -07:00
2021-04-30 12:27:48 +02:00
2021-03-20 06:33:17 +01:00
2021-03-19 15:18:43 +01:00
2021-01-27 20:53:14 +01:00
2021-03-12 15:46:30 +01:00
2021-03-12 15:46:30 +01:00
2021-02-15 18:56:57 -05:00