Richard Henderson
08572022e5
Merge tag 'pull-target-arm-20230717' of https://git.linaro.org/people/pmaydell/qemu-arm into staging
target-arm queue:
* hw/arm/sbsa-ref: set 'slots' property of xhci
* linux-user: Remove pointless NULL check in clock_adjtime handling
* ptw: Fix S1_ptw_translate() debug path
* ptw: Account for FEAT_RME when applying {N}SW, SA bits
* accel/tcg: Zero-pad PC in TCG CPU exec trace lines
* hw/nvram: Avoid unnecessary Xilinx eFuse backstore write
# -----BEGIN PGP SIGNATURE-----
#
# iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAmS1OEUZHHBldGVyLm1h
# eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3syoEACBj2B+btKASbWs6c7iUF9R
# bsMhVVZbeNrW7try7fIjAcvRQV2X7cdqHMGeX0yP9M5EcqBfz4ptxDbxcmEsgm0h
# kZJudG8RuZ/gnw7wbwQ1TfJf4KgsBh49yZjlom2s8CgVStpbuFO4xz7ZucR65uhl
# PwLCgW0/DJR4SQTvDLnCOTTNbY/cuWCKK1CmuLMOE9IgozMNOxxW5wkryrvdllKs
# hYSCWM1jy9fJ4TRlhDJy8JI7+t4TEZN9ESwYGE6QDly8r3GoGMFj5Z9okUbGp3/V
# MYfkbz7l2/C5QxcpY5d0mJUR1HlP7McO7rWhtQjqmCPGpDVqMUu4/DClu6Q/2Ob3
# GRQcgztZ8a9wgVa6b4g1UBkqCnloT7WtU3wLVVmZGF3DO4k+oz53XPHb2zFtI3Xx
# pQ9LyABIoKCM5ql+/WaA3thtTC1qH6lZnjMBqVBx8+d0zKYWSG4wlnbihy70GOpw
# V5n0fQlTXr5WV4tZT/euP17odvnkictH7Vmj6zHUFkHdqHxwFwG0OCw1ZjBrMbzl
# 7kY9DxGA+5iKEZoTwHpxXYny70MnpdRIrUhpZ/4PNq68hzIAQ5Dqm29DtKjodM60
# M49CIo+O9E3+0xpcGPDtcuJ7bVPd/95o3usVjapDdBREGWcJsPS6PHK3MuAxgkHo
# B0y1egitacJYp3x91gYIRA==
# =JPpH
# -----END PGP SIGNATURE-----
# gpg: Signature made Mon 17 Jul 2023 01:47:01 PM BST
# gpg: using RSA key E1A5C593CD419DE28E8315CF3C2525ED14360CDE
# gpg: issuer "peter.maydell@linaro.org"
# gpg: Good signature from "Peter Maydell <peter.maydell@linaro.org>" [full]
# gpg: aka "Peter Maydell <pmaydell@gmail.com>" [full]
# gpg: aka "Peter Maydell <pmaydell@chiark.greenend.org.uk>" [full]
# gpg: aka "Peter Maydell <peter@archaic.org.uk>" [unknown]
* tag 'pull-target-arm-20230717' of https://git.linaro.org/people/pmaydell/qemu-arm:
hw/nvram: Avoid unnecessary Xilinx eFuse backstore write
accel/tcg: Zero-pad PC in TCG CPU exec trace lines
target/arm/ptw.c: Account for FEAT_RME when applying {N}SW, SA bits
target/arm: Fix S1_ptw_translate() debug path
target/arm/ptw.c: Add comments to S1Translate struct fields
linux-user: Remove pointless NULL check in clock_adjtime handling
hw/arm/sbsa-ref: set 'slots' property of xhci
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
2023-07-17 15:48:48 +01:00
..
2023-07-06 11:42:08 +02:00
2023-06-26 09:49:24 -04:00
2023-06-20 10:01:30 +02:00
2023-05-26 09:10:49 +02:00
2023-07-17 11:05:07 +01:00
2023-06-20 10:01:30 +02:00
2023-07-12 15:20:32 -04:00
2023-06-28 10:54:25 +01:00
2023-07-10 18:59:32 -04:00
2023-06-20 10:01:30 +02:00
2023-06-22 18:55:14 -04:00
2023-07-17 15:22:28 +04:00
2023-06-20 10:01:30 +02:00
2023-06-20 10:01:30 +02:00
2023-06-24 13:39:48 +02:00
2023-03-13 15:39:31 +04:00
2023-06-20 10:01:30 +02:00
2023-07-12 09:27:27 +02:00
2023-07-14 11:10:57 +02:00
2023-06-26 09:50:00 -04:00
2023-07-07 04:46:12 -03:00
2023-06-20 10:01:30 +02:00
2023-06-20 10:01:30 +02:00
2023-07-11 00:11:25 +02:00
2023-07-12 09:25:37 +02:00
2023-06-22 09:30:11 +02:00
2023-07-12 09:25:37 +02:00
2023-02-27 13:27:05 +00:00
2023-07-11 09:33:12 +01:00
2023-07-10 22:29:14 +10:00
2023-07-14 11:10:57 +02:00
2023-06-20 10:01:30 +02:00
2023-07-10 18:59:32 -04:00
2023-07-17 11:05:52 +01:00
2023-03-22 15:06:57 +00:00
2023-07-14 11:10:57 +02:00
2023-06-20 10:01:30 +02:00
2023-07-10 18:59:32 -04:00
2023-06-20 10:01:30 +02:00
2023-07-12 09:25:37 +02:00
2023-06-20 10:01:30 +02:00
2023-06-28 14:27:59 +02:00
2023-07-10 22:29:15 +10:00
2023-06-20 10:01:30 +02:00
2023-06-05 20:48:34 +02:00
2023-07-14 11:10:57 +02:00
2023-07-14 11:10:58 +02:00
2023-06-20 10:01:30 +02:00
2023-06-20 10:01:30 +02:00
2023-05-22 09:44:48 +02:00
2023-07-10 16:17:08 -04:00
2023-06-05 20:48:34 +02:00
2023-07-10 18:59:32 -04:00
2023-06-20 10:01:30 +02:00
2023-06-20 10:01:30 +02:00
2023-07-14 11:31:54 -04:00
2023-07-14 11:10:57 +02:00
2023-07-10 09:52:52 +02:00
2023-07-12 09:27:32 +02:00
2023-06-20 10:01:30 +02:00
2023-06-28 14:27:59 +02:00
2023-03-24 14:52:14 +00:00
2023-07-08 07:24:38 +03:00
2023-03-01 08:22:49 +00:00