target-microblaze: Convert use-mmu to a CPU property
Originally the use-mmu PVR bits were manually set for each machine. This is a hassle and difficult to read, instead set them based on the CPU properties. Signed-off-by: Alistair Francis <alistair.francis@xilinx.com> Reviewed-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com> Signed-off-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
This commit is contained in:
1 parent
be67e9ab97
commit
7144612370
4 files changed
+6
-4
No files matched your search
@@ -98,7 +98,6 @@ static void mb_cpu_realizefn(DeviceState *dev, Error **errp)
|
||||
| PVR0_USE_EXC_MASK \
|
||||
| PVR0_USE_ICACHE_MASK \
|
||||
| PVR0_USE_DCACHE_MASK \
|
||||
| PVR0_USE_MMU \
|
||||
| (0xb << 8);
|
||||
env->pvr.regs[2] = PVR2_D_OPB_MASK \
|
||||
| PVR2_D_LMB_MASK \
|
||||
@@ -114,7 +113,8 @@ static void mb_cpu_realizefn(DeviceState *dev, Error **errp)
|
||||
| 0;
|
||||
|
||||
env->pvr.regs[0] |= (cpu->cfg.stackprot ? PVR0_SPROT_MASK : 0) |
|
||||
(cpu->cfg.use_fpu ? PVR0_USE_FPU_MASK : 0);
|
||||
(cpu->cfg.use_fpu ? PVR0_USE_FPU_MASK : 0) |
|
||||
(cpu->cfg.use_mmu ? PVR0_USE_MMU_MASK : 0);
|
||||
|
||||
env->pvr.regs[2] |= (cpu->cfg.use_fpu ? PVR2_USE_FPU_MASK : 0) |
|
||||
(cpu->cfg.use_fpu > 1 ? PVR2_USE_FPU2_MASK : 0);
|
||||
@@ -168,6 +168,7 @@ static Property mb_properties[] = {
|
||||
* are enabled
|
||||
*/
|
||||
DEFINE_PROP_UINT8("use-fpu", MicroBlazeCPU, cfg.use_fpu, 2),
|
||||
DEFINE_PROP_BOOL("use-mmu", MicroBlazeCPU, cfg.use_mmu, true),
|
||||
DEFINE_PROP_END_OF_LIST(),
|
||||
};
|
||||
|
||||
|
||||
Reference in new issue
Block a user